System-on-Chip Test Parallelization Under Power Constraints
نویسندگان
چکیده
1 This paper deals with test parallelization (scan-chain subdivision) which is used as a technique to reduce test application time for systems-on-chip. An approach for test parallelization taking into account test conflicts and test power limitations is described. The main features of the proposed approach are the combination of test parallelization with test scheduling as well as the development of an extremely fast algorithm which can be used repeatedly in the design space exploration process. The efficiency and usefulness of our approach have been demonstrated with an industrial design.
منابع مشابه
Design of System-on-a-Chip Test Access Architectures under Place-and-Route and Power Constraints1
Test access is a difficult problem encountered in the testing of core-based system-on-a-chip (SOC) designs. Since embedded cores in an SOC are not directly accessible via chip inputs and outputs, special access mechanisms are required to test them at the system level. We propose test access architectures based on integer linear programming (ILP) that incorporate place-and-route constraints aris...
متن کاملEffective Domain Partitioning for Multi-Clock Domain IP Core Wrapper Design under Power Constraints
The rapid advancement of VLSI technology has made it possible for chip designers and manufacturers to embed the components of a whole system onto a single chip, called System-on-Chip or SoC. SoCs make use of pre-designed modules, called IP-cores use of pre-designed modules, called IP-cores, which provide faster design time and quicker time-to-market. Furthermore, SoCs that operate at multiple c...
متن کاملA Simulated Annealing Algorithm for System-on-Chip Test Scheduling with, Power and Precedence Constraints
This paper presents an efficient method to determine minimum System-OnChip (SOC) test schedules with precedence and power constraints based on simulated annealing. The problem is solved using a partitioned testing scheme with run to completion that minimizes the number of idle test slots. The method can handle SOC test scheduling with and without power constraints in addition to precedence cons...
متن کاملOptimal Test Time for System-on-Chip Designs using Fuzzy Logic and Process Algebra
Problem statement: Test scheduling is crucially important for optimal SoC test automation to allocate the limited available test resources. In this study we introduced a fuzzy based engine to allocate test resources. The minimized test application time can be achieved by test pipelining. However the test power consumption incurred during test procedure must be controlled in order not to offend ...
متن کاملFinal Thesis Power Modeling and Scheduling of Tests for Core-based System Chips
The technology today makes it possible to integrate a complete system on a single chip, called “System-on-Chip” (SOC). Nowadays SOC designers use previously designed hardware modules, called cores, together with their user defined logic (UDL), to form a complete system on a single chip. The manufacturing process may result in defect chips, for instance due to the base material, and therefore te...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2001